Abstract: This paper introduces a template architecture for codesign methodologies. This architecture is based on a data synchronized control scheme that is well adapted to the implementation of numerous telecommunication applications specified with a dataflow mode1:The template architecture permits an easy integration of HW and SW coarse grain units. Communications between intemal units are assumed to have an asynchronous protocol that is the more general transfer mechanism but also the more expensive in hardware resources. Hence, a communication synthesis method is presented that transforms asynchronous communications into synchronous ones. Results on an acoustic echo canceller illustrate the interest of the approach.
Introduction
The complexity of embedded systems for multimedia and wireless applications imposes the use of heterogeneous resources (i.e. processor cores, dedicated functional units). Codesign methodologies of such systems must respect cost and performance constraints with a reduced time to market. The need for codesign techniques results from the increasing complexity of applications and the advances in HW and SW technologies. Due to the lack of a general formalism able to provide models for various application domains with efficient HW or SW implementations, codesign methodologies focus on a specific application domain with a dedicated generic architecture. For example, codesign methods consider generally a template architecture composed of a single processor and an ASIC [5], [7] , [10] . But, with current advances in VLSI technologies, vendors propose systems on a chip composed of a DSP core, a RISC core and customized hardware cells. This limit of two processors on a chip will be widely overstepped shortly. Hence, more general architecture models targeted by codesign or system synthesis methodologies have to be investigated. Generally, the more template architectures are targeted to a restricted set of applications, the more efficient implementations can be achieved. But, codesign methodologies that focus on a too restricted application domain are somewhat uninteresting. Therefore, trade-offs between applicability and efficiency have to be explored. Since we focus on telecommunication and multimedia applications we consider a data flow oriented static model ([3] for example) that permits to describe a wide range of applications. In this paper a template architecture adapted to application and technology requirements is introduced. The following section depicts characteristics of this architecture. Section 3 presents a communication synthesis method that promotes synchronous transfers in that architecture to reduce the interconnect area. Before concluding, results about an acoustic echo canceller are depicted.
Template architecture for codesign
A static data flow model of an application can be described by a directed acyclic graph where nodes correspond to tasks of the application and edges represent data transfers between tasks. In this paper we focus on a coarse grain task model of applications. This facility allows to consider heterogeneous FUs in the same structure: for instance DSP and RISC processors and pre-designed FUs.
The DSPA model is a good candidate for codesign methodologies dealing with telecommunication and multimedia applications. Analog architectures where computation and memorization units are modeled at a fine grain level have already been developped for video and signal processings [4],[ 11. The control scheme of these architectures allows an efficient mapping of the specification but the important use of FWOs constitutes a major drawback for embedded system design. Therefore, refinements and improvements to the basic model are required to get a real template architecture for HW/SW codesign.
2.1
Since FUs are either processor cores or pre-designed units, they cannot be controlled efficiently with a fine grain VLIW type instruction. Hence, a main controller (MC) is associated with each FU. This controller ensures the execution of corresponding instructions that are stored in a local instruction memory ( Fig. 1 0 ) . More precisely, the partitioning and the scheduling of tasks or nodes of the data flow graph Control scheme of the model The main controller sends to the FU this instruction and wait for an end of execution before sending the next one. Since we consider applications with a static behavior, only a global loop involving all instructions is required in the main controller. In order to facilitate the HW/SW system integration, we assume that all HW or SW FUs have this common interface with the network and the main controller. Therefore, input/output data transfers and FU's computations are considered to be internal to the FU, controlled by a specific controller (Fig. 2 *) or by a program memory of a core processor. This specific controller has in charge the management of network protocols and control signals of the FU. 
Communication model
In the initial DSPA model, interconnection crosspoints are FIFO queues. This asynchronous communication model leads to an ASAP (As Soon As Possible) execution style of operations by FUs. Since considered applications have a static behavior, a fixed scheduling of operations may be defined during partitioning. Then, some communications may be changed into synchronous transfers (rendez-vous mechanism) without overstepping timing constraints. The protocol associated with a transfer can be blocking or non blocking. The protocol is blocking if before reading or writing into a crosspoint the FU must check availabilities of data. With a non blocking transfer no verification needs to be done. To limit the cost due to FIFOs, the static schedule of tasks has to minimize the use of asynchronous communications. This point is addressed in the following section.
Communication synthesis
After partitioning communication edges represent links between HW and SW units, between different SW units or different HW units. Communication synthesis consists in determining for each communication edge the type of transfer (i.e. synchronous or asynchronous), the communication resources, the transfer protocol (blocking or non blocking) and the transfer mode (DMA or memory mapped VO for processors). As mentioned above, the raw template architecture considers asynchronous communications with FIFOs. Hence, it is of prime importance to minimize their use in order to reduce communication resources. In the sequel, we address this point and details on other steps of the communication synthesis flow can be found in [6].
The communication synthesis method assumes that after partitioning a schedule of tasks on FUs is provided. The aim is to transform asynchronous communications into synchronous ones by local reschedulings. Fig. 3 a,b and c depict an example of a feasible rescheduling whereas Fig. 3 d,e and f illustrate the case of an imposed asynchronous communication. The Edge-characterization function also provides a cost value Eejj for edges with a potential synchronous communication and represents the ratio of the amount of data that is transferred through this edge (volume of communication Vei,i! and its mobility value: Seu = VeY / Meij. Edges that have the highest cost value are considered first since if communications associated with these edges are synchronous a better hardware minimization is expected.
The algorithm (Fig. 3 0 ) operates as follows. Firstly, nodes and edges are characterized. An edge eij is labelled when a transfer type (synchronous or asynchronous) is assigned. Edges with asynchronous communications (t~(AsAplj > t e ( m p ) i i.e., Meij SO) are labelled and are not considered for the remainder. The ordered list L of potential synchronous edges is created according to Seu. Nodes Vi and corresponding to the first non labelled edge e j j of L are preliminarily scheduled (local rescheduling).
Impacts of this schedule on other communication edges is analyzed by characterizing nodes and edges again. If any communication edge ekl (&i and Z#j) becomes asynchronous, ei,j is definitively scheduled and is labelled with a synchronous transfer. Otherwise another non labelled edge e i j from L is considered. The process is iterated until all the communication edges that have no impact on other edges are labelled. After this step remaining potential synchronous edges in L involve at least one asynchronous communication. Let be the cost function associated with eij defined as the ratio of the total volume of data associated with edges of L that become asynchronous and the total volume of data associated with edges of L that remain synchronous: Ti , . = data of synchronous edges. The edge e i j of L with cij minimum is labelled with a synchronous transfer since the objective is to minimize the area dedicated to FWOs. 
4.

Example: GMDFo:
To illustrate the principles of this generic architecture we consider a frequency domain block adaptative algorithm for acoustic echo cancellation (GMDFa). The flow graph is depicted in Fig. 5 . This partitioning attempts to minimize the hardware area with a tirning constraint of 8 ms. The software unit is a DSP56002 processor and the hardware part is composed of a FFT operator, an adder and two data memories Hr, Hi (Fig. 6 *.a) . Before synthesis of communications all units are connected through FIFOs placed in a network of six bus. The schedule of application nodes allows to label all communication edges with a synchronous transfer mode avoiding FIFOs. With the knowledge of timings of data transfers, a minimization of the number of bus can be performed (for example with a graph coloring method) and the network can be reduced to only two bus (Fig. 6 0.b) . This example illustrates that the template architecture is designed to support a general communication mechanism through FIFOs but the particularization induced by the knowledge of a specific application can lead to efficient implementations.
5.
Concluding remarks
In this paper a generic architecture for HW/SW codesign methodologies is presented. Main characteristics of this model include asynchronous behaviors of functional units with synchronizations on data arrivals, common encapsulation of functional units that allows easy extension capabilities and integration of heterogeneous HW/SW units. But the communication model can lead to excessive communication resources, therefore a communication synthesis method that performs local reschedulings of transfers, permits to replace asynchronous communications involving FIFOs with synchronous transfers supported by bus. Our template architecture is therefore a good candidate model for codesign method-' ologies dealing with applications with a static behavior. For applications with a dynamic behavior, important extensions to this model are required and are area for future works.
